# Designer's™ Data Sheet

# TMOS E-FET™


# **Power Field Effect Transistor**

# N-Channel Enhancement-Mode Silicon Gate

This advanced TMOS E-FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature






# MTP7N20E

Motorola Preferred Device

TMOS POWER FET
7.0 AMPERES
200 VOLTS
RDS(on) = 0.70 OHMS



### **MAXIMUM RATINGS** (T<sub>C</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage		200	Vdc
Drain–to–Gate Voltage (RGS = 1.0 M $\Omega$ )	VDGR	200	Vdc
Gate-to-Source Voltage — Continuous — Non-Repetitive (t <sub>p</sub> ≤ 10 ms)	V <sub>GS</sub> V <sub>GSM</sub>	±20 ±40	Vdc Vpk
Drain Current — Continuous — Continuous @ $100^{\circ}$ C — Single Pulse ( $t_p \le 10 \mu s$ )	I <sub>D</sub> I <sub>D</sub>	7.0 3.8 21	Adc Apk
Total Power Dissipation @ T <sub>C</sub> = 25°C Derate above 25°C	PD	50 0.4	Watts W/°C
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting $T_J = 25^{\circ}C$ ( $V_{DD} = 80$ Vdc, $V_{GS} = 10$ Vdc, Peak $I_L = 7.0$ Adc, $L = 10$ mH, $R_G = 25 \Omega$ )	EAS	74	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R <sub>θ</sub> JC R <sub>θ</sub> JA	2.5 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

**Designer's Data for "Worst Case" Conditions** — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

E-FET and Designer's are trademarks of Motorola, Inc. TMOS is a registered trademark of Motorola, Inc.

Preferred devices are Motorola recommended choices for future use and best overall value.



# MTP7N20E

# **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted)

Ch	Symbol	Min	Тур	Max	Unit	
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Volta	ge	V(BR)DSS				
(VGS = 0 Vdc, ID = 0.25 mAdc) Temperature Coefficient (positive		200	— 689	_	Vdc mV/°C	
Zero Gate Voltage Drain Current	5)	IDSS		000		μAdc
$(V_{DS} = 200 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$	פפטי	_	l –	10	μλασ	
$(V_{DS} = 200 \text{ Vdc}, V_{GS} = 0 \text{ Vdc},$	T <sub>J</sub> = 125°C)		_	_	100	
Gate-Body Leakage Current (VGS	IGSS	_	_	100	nAdc	
ON CHARACTERISTICS (1)						
Gate Threshold Voltage		VGS(th)				
(VDS = VGS, ID = 250 μAdc)	, ,	2.0	3.1 7.1	4.0	Vdc mV/°C	
Temperature Coefficient (negative Statio Proint to Source On Region	Basi )			0.7	<b>-</b>	
	ance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 3.5 Adc)	R <sub>DS(on)</sub>	_	0.46	0.7	Ohm
Drain-to-Source On-Voltage (VGS = 10 Vdc, ID = 7.0 Adc)		VDS(on)	_	3.4	5.9	Vdc
(VGS = 10 Vdc, ID = 3.5 Adc, T	j = 125°C)		_	_	5.1	
Forward Transconductance (VDS	g <sub>FS</sub>	1.5	_	<u> </u>	mhos	
DYNAMIC CHARACTERISTICS					•	
Input Capacitance		C <sub>iss</sub>	_	342	480	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc},$	Coss	_	92	130	1
Reverse Transfer Capacitance	f = 1.0 MHz)	C <sub>rss</sub>	_	27	55	1
SWITCHING CHARACTERISTICS	(2)			•	•	
Turn-On Delay Time		<sup>t</sup> d(on)	_	8.8	17.6	ns
Rise Time	(V <sub>DD</sub> = 100 Vdc, I <sub>D</sub> = 7.0 Adc,	t <sub>r</sub>	_	29	58	1
Turn-Off Delay Time	$V_{GS} = 10 \text{ Vdc}, R_g = 9.1 \Omega)$	td(off)	_	22	44	1
Fall Time	1	t <sub>f</sub>	_	20	40.8	1
Gate Charge		QT	_	13.7	21	nC
(See Figure 8)	(V <sub>DS</sub> = 160 Vdc, I <sub>D</sub> = 7.0 Adc,	Q <sub>1</sub>	_	3.3		1
	V <sub>GS</sub> = 10 Vdc)	Q <sub>2</sub>	_	6.6	_	]
		$Q_3$	_	5.9	_	
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On-Voltage (1)	(I <sub>S</sub> = 7.0 Adc, V <sub>GS</sub> = 0 Vdc)	V <sub>SD</sub>				Vdc
	$(I_S = 7.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$		_	1.02 0.9	1.2	
Reverse Recovery Time				138		200
(See Figure 14)	4	t <sub>rr</sub>		93		ns
,	$(I_S = 7.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, \\ dI_S/dt = 100 \text{ A}/\mu\text{s})$	t <sub>a</sub>		45		-
Powerse Pagework Stored Charge	αιζ/αι = 100 / νμο/	t <sub>b</sub>	_	0.74		
Reverse Recovery Stored Charge  NTERNAL PACKAGE INDUCTANG	<u>l</u>	Q <sub>RR</sub>		0.74		μС
Internal Drain Inductance	<u></u>	1 .				nH
(Measured from contact screw on tab to center of die)		L <sub>d</sub>	_	3.5	_	'"'
	.25" from package to center of die)		_	4.5	_	]
Internal Source Inductance		L <sub>S</sub>				
(Measured from the source lead			7.5			

<sup>(1)</sup> Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.
(2) Switching characteristics are independent of operating junction temperature.

### TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On–Resistance versus Drain Current and Temperature




Figure 4. On–Resistance versus Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage

#### POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain—gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load, VGS remains virtually constant at a level known as the plateau voltage, VSGP. Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$ 

 $t_f = Q_2 \times R_G/V_{GSP}$ 

where

 $V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$   $R_{G}$  = the gate drive resistance

and Q2 and VGSP are read from the gate charge curve.

During the turn—on and turn—off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ 

 $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ 

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on–state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.





Figure 7. Capacitance Variation



1000

TJ = 25°C

ID = 7 A

VDS = 100 V

VGS = 10 V

100

RG, GATE RESISTANCE (OHMS)

Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

### DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current

### **SAFE OPERATING AREA**

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain—to—source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T<sub>C</sub>) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance—General Data and Its Use."


Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (IDM) nor rated voltage (VDSS) is exceeded and the transition time (t<sub>r</sub>,t<sub>f</sub>) do not exceed 10  $\mu$ s. In addition the total power averaged over a complete switching cycle must not exceed (TJ(MAX) – TC)/(R $_{\theta}$ JC).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reli-

able operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current (I<sub>DM</sub>), the energy rating is specified at rated continuous current (I<sub>D</sub>), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I<sub>D</sub> can safely be assumed to equal the values indicated.

### **SAFE OPERATING AREA**



WINGLE PULSE DRAIN-TO-SOURGE PULSE PUL

Figure 11. Maximum Rated Forward Biased Safe Operating Area

Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response





Figure 14. Diode Reverse Recovery Waveform

## **PACKAGE DIMENSIONS**



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.
  3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.570	0.620	14.48	15.75
В	0.380	0.405	9.66	10.28
С	0.160	0.190	4.07	4.82
D	0.025	0.035	0.64	0.88
F	0.142	0.147	3.61	3.73
G	0.095	0.105	2.42	2.66
Н	0.110	0.155	2.80	3.93
J	0.018	0.025	0.46	0.64
K	0.500	0.562	12.70	14.27
L	0.045	0.060	1.15	1.52
N	0.190	0.210	4.83	5.33
Q	0.100	0.120	2.54	3.04
R	0.080	0.110	2.04	2.79
S	0.045	0.055	1.15	1.39
Т	0.235	0.255	5.97	6.47
U	0.000	0.050	0.00	1.27
٧	0.045		1.15	
Z		0.080		2.04

#### MTP7N20E

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, on claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and "A" are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

#### Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.

JAPAN: Nippon Motorola Ltd.; 4–32–1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.



